

SHEET

TITLE

01	COVER SHEET
02	BOM & PCB MODIFY HISTORY
03	LGA775_A
04	LGA775_B
05	LGA775_C
06	LGA775_D
07	GMCH-HOST,PCIE,DMI
08	GMCH-DDRIII
09	GMCH-VGA,MISC
10	GMCH-GND
11	GMCH-POWER
12	DDRIII CHANNEL A
13	DDRIII CHANNEL B
14	DDRIII TERMINATION
15	SWITCH&DVI
16	PCIE SLOT X16,X1
17	ICH10-PCI,PCIE,USB,DMI
18	ICH10-HOST,HDA,LAN,RTC,SPI,LPC,SATA
19	ICH10-POWER,GND
20	PCI SLOT
21	CKG IDT CV184
22	SIO SCH5617, TH, FDD
23	COM, KB/MS, LPT
24	WPCT200AA, ST19WP18
25	FRONT PANEL,BUZZER
26	FRONT USB & REAL USB
27	FAN CONTROL

SHEET

TITLE

28	DISCRETE POWER 1
29	DISCRETE POWER 2
30	VCORE PWM_NCP5392
31	AUDIO CODEC
32	AUDIO JACK
33	ATX,SPI(BIOS),MECH_HOLD
34	INTEL 82567LM/LF
35	NB&SB for GPIO LIST & STRAP
36	Other GPIO LIST & STRAP
37	POWER DELIVERY
38	POWER SEQUENCE
39	RESET&PWROK&CLOCK DELIVERY
40	BOM & PCB MODIFY HISTORY
41	
42	

Example Fab Drawing Note

Trace Width (mils)	Differential Spacing (mils)	Impedance	Tolerance
4	NA	50 ohm, single-ended	15%
6.5	NA	40 ohm, single-ended	15%
7.5	NA	37 ohm, single-ended	15%
9.5	NA	32 ohm, single-ended	15%
4	8	95 ohm, differential	20%, reference only
4.5	7.5	90 ohm, differential	20%, reference only
5	5	85 ohm, differential	

BEARLAKE Impedance Requirements by Interface

Interface	Impedance Required
FSB(ALL)	4x signals 42Ω others 50Ω, single-ended
Controller Link	50 ohm, single-ended
PCI Express*2.0	85 ohm, single-ended
DMI	95 ohm, differential
VGA	37 ohm, single-ended at (GMCH breakout, then 50 ohm single-ended to VGA connector.

ICH10 Impedance Requirements by Interface

Interface	Impedance Required
PCI	50 ohm, single-ended
Controller Link	50 ohm, single-ended
Miscellaneous	50 ohm, single-ended
PCIE & DMI	95 ohm, differential
SATA	95 ohm, differential
USB	90 ohm, differential

4-layer stack-up total thickness=59mils

SIGNAL LAYER	1.9 MILS (Final thickness after plating)
PREPREG 1080HR	2.7 MILS
VCC Layer	1.2 MILS (1 OZ COPPER)
CORE	47 MILS +8/-5 mils
GND Layer	1.2 MILS (1 OZ COPPER)
PREPREG 1080HR	2.7 MILS
SIGNAL LAYER	1.9 MILS (Final thickness after plating)

BLOCK DIAGRAM

CLOCK GENERATOR  
IDT CV184-2

PAGE=21

PCI EXPRESS X16

PAGE=16

DP connect

PAGE=15

Intel 82567LM(PHY)  
Gigabit LAN

PAGE=34

INTEL  
LGA775(FSB800/1066/1333)

HOST(adds,control)  
PAGE=3

HOST(data),VTT\_GMCH  
PAGE=4

Non-GTL+,Asynchronous Sideband,Misc. Control  
PAGE=5

POWER,GND  
PAGE=6

CPU VRM 11.1  
ON NCP5392

PAGE=30

GMCH  
Eaglelake-G

HOST,PCIE,DMI  
PAGE=7

DDRIII  
PAGE=8

VGA,MISC  
PAGE=9

POWER,GND  
PAGE=10,11

CHANNEL A(800/1066/1333]  
DDR III DIMM X 2

PAGE=12

CHANNEL B(800/1066/1333]  
DDR III DIMM X 2

PAGE=13

ICH10

HOST,HDA,LAN,SATA,SPI  
PAGE=17

PCI,PCIE,USB,DMI  
PAGE=18

POWER,GND  
PAGE=19

SERIAL eATA X1

PAGE=26

SERIAL ATA X2  
RAID 0/1

PAGE=17

FRONT USB PORTS 6-9

PAGE=26

REAL USB PORTS 0-5

PAGE=26,34

HDA AD1882

PAGE=31

AUDIO JACK

PAGE=32

DISCRETE POWER1  
VCC1\_1 5VDUAL VTT\_GMCH 3VDUAL  
DDRVTT DDR15V

PAGE=28

DISCRETE POWER2  
VCC1\_1\_CL VCC1\_5

PAGE=29

PCI SLOT X1

PAGE=20

FAN CONTROL  
CPU FAN SYS FAN PWR FAN

PAGE=27

FRONT PANEL,BUZZER

PAGE=25

SPI BIOS

PAGE=33


LPC I/O SMCS SCH5617 VER:c  
COM

PAGE=22



COM


PAGE=23







FSA	FSB	FSC	Clock
FSBSEL0	FSBSEL1	FSBSEL2	Clock
1	0	1	100MHz
1	0	0	133MHz (4)
1	1	0	166MHz
0	1	0	200MHz 3.33/4(2.5/3)
0	0	0	266MHz 2.5/3(2/3.33/4)
0	0	1	333MHz 2/2.4(3/4)









CPU-SK/775/S/15




CPU-SK/775/S/15



CPU-SK/775/S/15



CPU-SK/775/S/15





MODT\_A[0..3] ↔ MODT\_A[0..3] [12]

U1C EAGLELAKE\_DDR2

SYM\_REV = 1.55

MAAA1	BC41	DDR_A_MA_0	BC5	DQSA0
MAAA2	BC32	DDR_A_MA_1	BD4	-DQSA0
MAAA3	BC32	DDR_A_MA_2	BC3	DMA0
MAAA4	BD32	DDR_A_MA_3	BC2	MDA0
MAAA5	BB31	DDR_A_MA_4	BD3	MDA1
MAAA6	BA31	DDR_A_MA_5	BD2	MDA2
MAAA7	BD31	DDR_A_MA_6	BB7	MDA3
MAAA8	BD31	DDR_A_MA_7	BB7	MDA4
MAAA9	BD30	DDR_A_MA_8	BA3	MDA5
MAAA10	AW43	DDR_A_MA_9	BE6	MDA6
MAAA11	BC30	DDR_A_MA_10	BD6	MDA7
MAAA12	BB30	DDR_A_MA_11		
MAAA13	AM42	DDR_A_MA_12	BB9	DQSA1
MAAA14	BD28	DDR_A_MA_13	BC9	-DQSA1
		DDR_A_MA_14	BD9	DMA1

[12]	-SCASA	←	-SCASA	AW42	DDR_A_WEB	DDR_A_DO_8	BB8	MDA8	[13]	-SWEB	←	-SWEB	BD36	DDR_B_WEB	DDR_B_DQS_0	AW8	DQSB0
[12]	-SRASA	←	-SRASA	AW42	DDR_A_CASB	DDR_A_DO_9	AY8	MDA9	[13]	-SCASB	←	-SCASB	BC37	DDR_B_CASB	DDR_B_DQS_B_0	AW9	-DQSB0
[12]	SBAA0	←	SBAA0	AV45	DDR_A_RASB	DDR_A_DO_10	BD11	MDA11	[13]	-SRASB	←	-SRASB	BD35	DDR_B_RASB	DDR_B_DM_0	AY6	DMA0
[12]	SBAA1	←	SBAA1	AY44	DDR_A_BS_0	DDR_A_DO_11	BB11	MDA12	[13]	SBAB0	←	SBAB0	BD26	DDR_B_BS_0	DDR_B_DQ_0	AV7	MDB0
[12]	SBAA2	←	SBAA2	BC28	DDR_A_BS_1	DDR_A_DO_12	BE8	MDA13	[13]	SBAB1	←	SBAB1	BB26	DDR_B_BS_1	DDR_B_DQ_1	AW4	MDB1
					DDR_A_BS_2	DDR_A_DO_13	BD10	MDA14	[13]	SBAB2	←	SBAB2	BD18	DDR_B_BS_2	DDR_B_DQ_2	BA9	MDB2
						DDR_A_DO_14	AY11	MDA15						DDR_B_DQ_3	DDR_B_DQ_3	AU11	MDB3
						DDR_A_DO_15								DDR_B_DQ_4	DDR_B_DQ_4	AU7	MDB4
														DDR_B_DQ_5	DDR_B_DQ_5	AU8	MDB5
														DDR_B_DQ_6	DDR_B_DQ_6	AW7	MDB6
														DDR_B_DQ_7	DDR_B_DQ_7	AY9	MDB7

[12]	DCLKA0	←	DCLKA0	AY37	DDR_A_CK_0	DDR_A_DO_16	BD15	DQSA2	[13]	-CSB0	←	-CSB0	BB35	DDR_B_CSB_0	DDR_B_DQS_2	AR20	DQSB2
[12]	-DCLKA0	←	-DCLKA0	BA37	DDR_A_CKB_0	DDR_A_DO_17	BB15	-DQSA2	[13]	-CSB1	←	-CSB1	BD39	DDR_B_CSB_1	DDR_B_DQS_B_2	AR17	-DQSB2
[12]	TP_MCH4	←	TP_MCH4	AY29	DDR_A_CK_1	DDR_A_DO_18	BD14	DMA2	[13]	-CSB2	←	-CSB2	BB37	DDR_B_CSB_2	DDR_B_DM_2	AU17	DMB2
[12]	TP_MCH6	←	TP_MCH6	AY28	DDR_A_CK_2	DDR_A_DO_19	BB14	MDA16	[13]	-CSB3	←	-CSB3	BD40	DDR_B_CSB_3			
[12]	DCLKA2	←	DCLKA2	AU37	DDR_A_CKB_1	DDR_A_DO_20	BC14	MDA17	[13]	CKEB0	←	CKEB0	BC18	DDR_B_CKE_0	DDR_B_DQ_16	AY17	MDB16
[12]	-DCLKA2	←	-DCLKA2	AV37	DDR_A_CK_2	DDR_A_DO_21	BC16	MDA18	[13]	CKEB1	←	CKEB1	AY20	DDR_B_CKE_1	DDR_B_DQ_17	AR21	MDB17
[12]	DCLKA3	←	DCLKA3	AU33	DDR_A_CKB_3	DDR_A_DO_22	BC16	MDA19	[13]	CKEB2	←	CKEB2	BB17	DDR_B_CKE_2	DDR_B_DQ_18	AU20	MDB18
[12]	-DCLKA3	←	-DCLKA3	AT30	DDR_A_CK_3	DDR_A_DO_23	BC11	MDA20	[13]	CKEB3	←	CKEB3	BB18	DDR_B_CKE_3	DDR_B_DQ_19	AP17	MDB19
[12]	TP_MCH8	←	TP_MCH8	AR30	DDR_A_CK_4	DDR_A_DO_24	BE12	MDA21						DDR_B_DQ_20	DDR_B_DQ_20	AW16	MDB21
[12]	DCLKA5	←	DCLKA5	AW38	DDR_A_CKB_4	DDR_A_DO_25	BA15	MDA22						DDR_B_DQ_21	DDR_B_DQ_21	AT20	MDB22
[12]	-DCLKA5	←	-DCLKA5	AY38	DDR_A_CKB_5	DDR_A_DO_26	BD16	MDA23						DDR_B_DQ_22	DDR_B_DQ_22	AN20	MDB23

[12]	DCLKA0	←	DCLKA0	AY37	DDR_A_CK_0	DDR_A_DO_27	AW21	MDA24						DDR_B_DQ_23	DDR_B_DQ_23	AT26	DQSB3
[12]	-DCLKA0	←	-DCLKA0	BA37	DDR_A_CKB_0	DDR_A_DO_28	AY22	MDA25						DDR_B_DQS_B_3	DDR_B_DM_3	AV25	DMB3
[12]	TP_MCH4	←	TP_MCH4	AY29	DDR_A_CK_1	DDR_A_DO_29	AY24	MDA26						DDR_B_DQ_24	DDR_B_DQ_24	AT25	MDB24
[12]	TP_MCH6	←	TP_MCH6	AY28	DDR_A_CK_2	DDR_A_DO_30	AY24	MDA27						DDR_B_DQ_25	DDR_B_DQ_25	AV26	MDB25
[12]	DCLKA2	←	DCLKA2	AU37	DDR_A_CKB_1	DDR_A_DO_31	AY24	MDA28						DDR_B_DQ_26	DDR_B_DQ_26	AU29	MDB26
[12]	-DCLKA2	←	-DCLKA2	AV37	DDR_A_CK_2	DDR_A_DO_32	AU21	MDA29						DDR_B_DQ_27	DDR_B_DQ_27	AV28	MDB27
[12]	DCLKA3	←	DCLKA3	AU33	DDR_A_CKB_3	DDR_A_DO_33	AT21	MDA30						DDR_B_DQ_28	DDR_B_DQ_28	AV25	MDB28
[12]	-DCLKA3	←	-DCLKA3	AT30	DDR_A_CK_3	DDR_A_DO_34	AR24	MDA31						DDR_B_DQ_29	DDR_B_DQ_29	AP26	MDB29
[12]	TP_MCH8	←	TP_MCH8	AR30	DDR_A_CK_4	DDR_A_DO_35	AU24	MDA32						DDR_B_DQ_30	DDR_B_DQ_30	AP26	MDB30
[12]	DCLKA5	←	DCLKA5	AW38	DDR_A_CKB_4	DDR_A_DO_36								DDR_B_DQ_31	DDR_B_DQ_31	AR29	MDB31
[12]	-DCLKA5	←	-DCLKA5	AY38	DDR_A_CKB_5	DDR_A_DO_37								DDR_B_DQ_32	DDR_B_DQ_32	AR38	DQSB4

[12]	DCLKA0	←	DCLKA0	AY37	DDR_A_CK_0	DDR_A_DO_38	AH43	DQSA4						DDR_B_DQS_4	DDR_B_DQS_4	AR37	DQSB4
[12]	-DCLKA0	←	-DCLKA0	BA37	DDR_A_CKB_0	DDR_A_DO_39	AH42	-DQSA4						DDR_B_DQS_B_4	DDR_B_DM_4	AU39	DMB4
[12]	TP_MCH4	←	TP_MCH4	AY29	DDR_A_CK_1	DDR_A_DO_40	AK42	DMA4						DDR_B_DQ_33	DDR_B_DQ_33	AR36	MDB32
[12]	TP_MCH6	←	TP_MCH6	AY28	DDR_A_CK_2	DDR_A_DO_41	AL41	MDA32						DDR_B_DQ_34	DDR_B_DQ_34	AU38	MDB33
[12]	DCLKA2	←	DCLKA2	AU37	DDR_A_CKB_1	DDR_A_DO_42	AK43	MDA33						DDR_B_DQ_35	DDR_B_DQ_35	AN35	MDB34
[12]	-DCLKA2	←	-DCLKA2	AV37	DDR_A_CK_2	DDR_A_DO_43	AG42	MDA34						DDR_B_DQ_36	DDR_B_DQ_36	AN37	MDB35
[12]	DCLKA3	←	DCLKA3	AU33	DDR_A_CKB_3	DDR_A_DO_44	AG44	MDA35						DDR_B_DQ_37	DDR_B_DQ_37	AY39	MDB36
[12]	-DCLKA3	←	-DCLKA3	AT30	DDR_A_CK_3	DDR_A_DO_45	AK44	MDA36						DDR_B_DQ_38	DDR_B_DQ_38	AW39	MDB37
[12]	TP_MCH8	←	TP_MCH8	AR30	DDR_A_CK_4	DDR_A_DO_46	AK44	MDA37						DDR_B_DQ_39	DDR_B_DQ_39	AU40	MDB38
[12]	DCLKA5	←	DCLKA5	AW38	DDR_A_CKB_4	DDR_A_DO_47	AH44	MDA38								AR41	MDB39
[12]	-DCLKA5	←	-DCLKA5	AY38	DDR_A_CKB_5	DDR_A_DO_48	AG41	MDA39									

[12]	DCLKA0	←	DCLKA0	AY37	DDR_A_CK_0	DDR_A_DO_49	AD43	DQSA5						DDR_B_DQS_5	DDR_B_DQS_5	AK34	DQSB5
[12]	-DCLKA0	←	-DCLKA0	BA37	DDR_A_CKB_0	DDR_A_DO_50	AE42	-DQSA5						DDR_B_DQS_B_5	DDR_B_DM_5	AL34	-DQSB5
[12]	TP_MCH4	←	TP_MCH4	AY29	DDR_A_CK_1	DDR_A_DO_51	AE45	DMA5						DDR_B_DQ_40	DDR_B_DQ_40	AL37	DMB5
[12]	TP_MCH6	←	TP_MCH6	AY28	DDR_A_CK_2	DDR_A_DO_52	AF43	MDA40						DDR_B_DQ_41	DDR_B_DQ_41	AL35	MDB40
[12]	DCLKA2	←	DCLKA2	AU37	DDR_A_CKB_1	DDR_A_DO_53	AF42	MDA41						DDR_B_DQ_42	DDR_B_DQ_42	AL36	MDB41
[12]	-DCLKA2	←	-DCLKA2	AV37	DDR_A_CK_2	DDR_A_DO_54	AC44	MDA42						DDR_B_DQ_43	DDR_B_DQ_43	AK36	MDB42
[12]	DCLKA3	←	DCLKA3	AU33	DDR_A_CKB_3	DDR_A_DO_55	AC42	MDA43						DDR_B_DQ_44	DDR_B_DQ_44	AJ34	MDB43
[12]	-DCLKA3	←	-DCLKA3	AT30	DDR_A_CK_3	DDR_A_DO_56	AF40	MDA44						DDR_B_DQ_45	DDR_B_DQ_45	AN39	MDB44
[12]	TP_MCH8	←	TP_MCH8	AR30	DDR_A_CK_4	DDR_A_DO_57	AD44	MDA45						DDR_B_DQ_46	DDR_B_DQ_46	AN40	MDB45
[12]	DCLKA5	←	DCLKA5	AW38	DDR_A_CKB_4	DDR_A_DO_58	AD44	MDA46						DDR_B_DQ_47	DDR_B_DQ_47	AK37	MDB46
[12]	-DCLKA5	←	-DCLKA5	AY38	DDR_A_CKB_5	DDR_A_DO_59	AC41	MDA47								AL39	MDB47

[12]	DCLKA0	←	DCLKA0	AY37	DDR_A_CK_0	DDR_A_DO_60	Y43	DQSA6						DDR_B_DQS_6	DDR_B_DQS_6	AF37	DQSB6
[12]	-DCLKA0	←	-DCLKA0	BA37	DDR_A_CKB_0	DDR_A_DO_61	Y42	-DQSA6						DDR_B_DQS_B_6	DDR_B_DM_6	AF36	-DQSB6
[12]	TP_MCH4	←	TP_MCH4	AY29	DDR_A_CK_1	DDR_A_DO_62	AA45	DMA6						DDR_B_DQ_48	DDR_B_DQ_48	AJ35	DMB6
[12]	TP_MCH6	←	TP_MCH6	AY28	DDR_A_CK_2	DDR_A_DO_63	AB43	MDA48						DDR_B_DQ_49	DDR_B_DQ_49	AJ37	MDB48
[12]	DCLKA2	←	DCLKA2	AU37	DDR_A_CKB_1	DDR_A_DO_64	AA42	MDA49						DDR_B_DQ_50	DDR_B_DQ_50	AF38	MDB49
[12]	-DCLKA2	←	-DCLKA2	AV37	DDR_A_CK_2	DDR_A_DO_65	W42	MDA50						DDR_B_DQ_51	DDR_B_DQ_51	AE37	MDB50
[12]	DCLKA3	←	DCLKA3	AU33	DDR_A_CKB_3	DDR_A_DO_66	W41	MDA51						DDR_B_DQ_52	DDR_B_DQ_52	AE37	MDB51
[12]	-DCLKA3	←	-DCLKA3	AT30	DDR_A_CK_3	DDR_A_DO_67	AB42	MDA52						DDR_B_DQ_53	DDR_B_DQ_53	AK40	MDB52
[12]	TP_MCH8	←	TP_MCH8	AR30	DDR_A_CK_4	DDR_A_DO_68	AB44	MDA53						DDR_B_DQ_54	DDR_B_DQ_54	AJ40	MDB53
[12]	DCLKA5	←	DCLKA5	AW38	DDR_A_CKB_4	DDR_A_DO_69	Y44	MDA54						DDR_B_DQ_55	DDR_B_DQ_55	AF34	MDB54
[12]	-DCLKA5	←	-DCLKA5	AY38	DDR_A_CKB_5	DDR_A_DO_70	Y40	MDA55								AE35	MDB55

[12]	DCLKA0	←	DCLKA0	AY37	DDR_A_CK_0	DDR_A_DO_71	T44	DQSA7						DDR_B_DQS_7	DDR_B_DQS_7	AB35	DQSB7
[12]	-DCLKA0	←	-DCLKA0	BA37	DDR_A_CKB_0	DDR_A_DO_72	T43	-DQSA7						DDR_B_DQS_B_7	DDR_B_DM_7	AD35	-DQSB7
[12]	TP_MCH4	←	TP_MCH4	AY29	DDR_A_CK_1	DDR_A_DO_73	T42	DMA7						DDR_B_DQ_56	DDR_B_DQ_56	AD37	DMB7
[12]	TP_MCH6	←	TP_MCH6	AY28	DDR_A_CK_2	DDR_A_DO_74	Y42	MDA56						DDR_B_DQ_57	DDR_B_DQ_57	AD40	MDB56
[12]	DCLKA2	←	DCLKA2	AU37	DDR_A_CKB_1	DDR_A_DO_75	U45	MDA57						DDR_B_DQ_58	DDR_B_DQ_58	AD38	MDB57
[12]	-DCLKA2	←	-DCLKA2	AV37	DDR_A_CK_2	DDR_A_DO_76	R40	MDA58						DDR_B_DQ_59	DDR_B_DQ_59	AB40	MDB58
[12]	DCLKA3	←	DCLKA3	AU33	DDR_A_CKB_3	DDR_A_DO_77	P44	MDA59						DDR_B_DQ_60	DDR_B_DQ_60	AA39	MDB59
[12]	-DCLKA3	←	-DCLKA3	AT30	DDR_A_CK_3	DDR_A_DO_78	V44	MDA60						DDR_B_DQ_61	DDR_B_DQ_61	AE36	MDB60
[12]	TP_MCH8	←	TP_MCH8	AR30	DDR_A_CK_4	DDR_A_DO_79	V43	MDA61						DDR_B_DQ_62	DDR_B_DQ_62	AE36	MDB61
[12]	DCLKA5	←	DCLKA5	AW38	DDR_A_CKB_4	DDR_A_DO_80	R41	MDA62						DDR_B_DQ_63	DDR_B_DQ_63	AE37	MDB62
[12]	-DCLKA5	←	-DCLKA5	AY38	DDR_A_CKB_5	DDR_A_DO_81	R44	MDA63								AB38	MDB63

DDR_A_DQS_7	T44	DQSA7
DDR_A_DQSB_7	T43	-DQSA7
DDR_A_DM_7	T42	DMA7





GIGABYTE TEHCHNOLOGIES , INC.

Title			
GMCH-GND			
Size B	Document Number		Rev 1.0
	MTQ45NK-LE		
Date:	Friday, August 15, 2008	Sheet	10 of 40

AP45 VSS\_119  
E3 VSS\_209  
AB21 VSS\_029  
D7 VSS\_210  
AP29 VSS\_18  
AB19 VSS\_031  
AB17 VSS\_027  
D6 VSS\_207  
AP25 VSS\_117  
D38 VSS\_206  
AB16 VSS\_116  
AB16 VSS\_026  
AB12 VSS\_025  
D26 VSS\_205  
AP22 VSS\_034  
AB11 VSS\_015  
D25 VSS\_024  
AP21 VSS\_204  
D21 VSS\_114  
AP20 VSS\_203  
A19 VSS\_113  
A19 VSS\_023  
D16 VSS\_112  
AN38 VSS\_022  
AN44 VSS\_021  
D11 VSS\_111  
AN38 VSS\_011  
C5 VSS\_020  
AN36 VSS\_110  
AN33 VSS\_020  
AN33 VSS\_009  
A13 VSS\_019  
AN32 VSS\_019  
AN26 VSS\_018  
C16 VSS\_018  
A124 VSS\_072  
BE40 VSS\_072  
AN25 VSS\_07  
BE34 VSS\_06  
AN24 VSS\_06  
AN22 VSS\_016  
A122 VSS\_016  
A123 VSS\_015  
AN22 VSS\_015  
BE25 VSS\_05  
AN21 VSS\_04  
A117 VSS\_04  
A116 VSS\_013  
A145 VSS\_013  
BE21 VSS\_03  
A144 VSS\_02  
BE19 VSS\_02  
A112 VSS\_012  
A112 VSS\_012  
A138 VSS\_011  
A138 VSS\_011  
AK39 VSS\_011  
A111 VSS\_010  
BE10 VSS\_010  
AK38 VSS\_009  
AA1 VSS\_009  
BD8 VSS\_008  
AK35 VSS\_008  
BD17 VSS\_008  
A145 VSS\_008  
BD12 VSS\_007  
A40 VSS\_007  
A36 VSS\_006  
A144 VSS\_006  
BB6 VSS\_005  
A31 VSS\_005  
A136 VSS\_004  
BB21 VSS\_004  
A19 VSS\_004  
A126 VSS\_003  
BA5 VSS\_003  
A15 VSS\_002  
A124 VSS\_002  
BD43 VSS\_001  
A12 VSS\_001  
A122 VSS\_001

AB23 VSS\_030  
E31 VSS\_120  
F41 VSS\_210  
AR11 VSS\_121  
AB25 VSS\_031  
AB27 VSS\_032  
AR13 VSS\_122  
F5 VSS\_212  
AB20 VSS\_033  
AB20 VSS\_123  
F16 VSS\_036  
AR26 VSS\_213  
AB36 VSS\_124  
F2 VSS\_034  
AB39 VSS\_035  
F30 VSS\_215  
AR3 VSS\_125  
F4 VSS\_216  
AR31 VSS\_126  
AB4 VSS\_036  
AB4 VSS\_036  
VSS\_217  
AB6 VSS\_037  
AR35 VSS\_127  
AB7 VSS\_128  
F45 VSS\_038  
VSS\_218  
AB8 VSS\_039  
AR39 VSS\_129  
G11 VSS\_220  
AR8 VSS\_130  
G10 VSS\_221  
G24 VSS\_040  
VSS\_222  
AC22 VSS\_041  
AR9 VSS\_131  
AT1 VSS\_223  
G26 VSS\_042  
AC24 VSS\_224  
AT11 VSS\_133  
G29 VSS\_224  
AC28 VSS\_043  
AT13 VSS\_134  
G24 VSS\_044  
G24 VSS\_225  
AT17 VSS\_135  
AC5 VSS\_045  
G35 VSS\_226  
AT2 VSS\_136  
VSS\_046  
AD12 VSS\_227  
H1 VSS\_137  
AT24 VSS\_228  
H11 VSS\_047  
AD19 VSS\_138  
H13 VSS\_229  
AD21 VSS\_048  
AD23 VSS\_049  
AT35 VSS\_229  
H15 VSS\_050  
AD25 VSS\_050  
H16 VSS\_230  
H20 VSS\_140  
VSS\_232  
AU22 VSS\_141  
AU22 VSS\_051  
AU25 VSS\_142  
AU25 VSS\_052  
H25 VSS\_233  
H30 VSS\_053  
AD34 VSS\_053  
AI30 VSS\_143  
AI35 VSS\_235  
H31 VSS\_054  
AD38 VSS\_145  
AI39 VSS\_055  
VSS\_145  
H33 VSS\_236  
AD6 VSS\_056  
H38 VSS\_057  
AD9 VSS\_057  
AI9 VSS\_147  
H44 VSS\_238  
AV11 VSS\_148  
H7 VSS\_058  
VSS\_240  
AE11 VSS\_149  
AE11 VSS\_059  
AI13 VSS\_149  
H8 VSS\_241

U1H  
EAGLELAKE-A3/[10HB1-030Q45-10R]  
8 OF 9  
SYM\_REV = 1.55

AV15 VSS\_150  
AE12 VSS\_060  
AE13 VSS\_260  
AV16 VSS\_151  
J3 VSS\_242  
J37 VSS\_243  
AV2 VSS\_152  
AE20 VSS\_062  
AE20 VSS\_262  
AV21 VSS\_153  
J4 VSS\_244  
AE24 VSS\_064  
J5 VSS\_245  
AV30 VSS\_155  
AE26 VSS\_065  
AV33 VSS\_155  
AE34 VSS\_246  
AE34 VSS\_066  
AV38 VSS\_247  
AV38 VSS\_156  
AV6 VSS\_157  
K11 VSS\_248  
AE38 VSS\_067  
AE40 VSS\_270  
AV8 VSS\_158  
K13 VSS\_249  
K17 VSS\_250  
AV9 VSS\_159  
AE44 VSS\_069  
AE3 VSS\_070  
VSS\_251  
AK11 VSS\_160  
AE10 VSS\_071  
AV17 VSS\_161  
K24 VSS\_279  
AV20 VSS\_162  
K29 VSS\_282  
AE11 VSS\_073  
AE12 VSS\_073  
AW22 VSS\_163  
K33 VSS\_284  
K45 VSS\_164  
K45 VSS\_285  
AE13 VSS\_285  
L10 VSS\_074  
L10 VSS\_286  
AE33 VSS\_165  
AW26 VSS\_287  
L16 VSS\_287  
AW3 VSS\_076  
AE35 VSS\_076  
AE38 VSS\_077  
AW30 VSS\_167  
L11 VSS\_288  
L11 VSS\_288  
AV1 VSS\_318  
AF6 VSS\_168  
U12 VSS\_078  
AY15 VSS\_301  
AF7 VSS\_168  
AG19 VSS\_079  
U13 VSS\_320  
U16 VSS\_170  
AY21 VSS\_171  
U18 VSS\_321  
AG2 VSS\_081  
AG25 VSS\_172  
AG23 VSS\_082  
U17 VSS\_322  
AG25 VSS\_174  
U19 VSS\_323  
AY30 VSS\_175  
AG27 VSS\_084  
U20 VSS\_324  
AY45 VSS\_174  
U21 VSS\_085  
U36 VSS\_175  
U36 VSS\_325  
B21 VSS\_326  
AG5 VSS\_086  
AH2 VSS\_087  
B27 VSS\_177  
U44 VSS\_327  
B29 VSS\_178  
AH3 VSS\_088  
U48 VSS\_328  
U48 VSS\_329  
B34 VSS\_089  
BA20 VSS\_179  
BA23 VSS\_090  
U16 VSS\_330  
U17 VSS\_331  
FB VSS\_219

GND

VSS\_368  
A3 VSS\_276  
L26 VSS\_369  
L30 VSS\_280  
A43 VSS\_366  
A6 VSS\_367  
VSS\_261  
L35 VSS\_365  
B44 VSS\_262  
L39 VSS\_363  
BC1 VSS\_263  
VSS\_361  
L8 BC4F VSS\_360  
L9 VSS\_275  
VSS\_369  
BD2 VSS\_265  
M1 VSS\_368  
BD44 VSS\_357  
BE3 VSS\_267  
M24 VSS\_356  
BE43 VSS\_268  
M42 VSS\_358  
C1 VSS\_269  
VSS\_364  
N11 VSS\_270  
C45 VSS\_271  
N13 VSS\_362  
F1 VSS\_272  
N16 VSS\_273  
N26 VSS\_274  
N29 VSS\_275  
N30 VSS\_276  
N33 VSS\_277  
N38 VSS\_278  
N8 VSS\_279  
P16 VSS\_281  
P17 VSS\_282  
P25 VSS\_282  
P26 VSS\_283  
P31 VSS\_284  
P31 VSS\_285  
R11 VSS\_286  
R12 VSS\_287  
R17 VSS\_288  
R19 VSS\_289  
R2 VSS\_290  
R30 VSS\_292  
R38 VSS\_293  
R45 VSS\_294  
R5 VSS\_295  
R8 VSS\_296  
R10 VSS\_297  
T11 VSS\_298  
T12 VSS\_299  
T16 VSS\_300  
T17 VSS\_301  
T19 VSS\_302  
T20 VSS\_304  
T3 VSS\_305  
T30 VSS\_306  
T31 VSS\_307  
T32 VSS\_308  
T33 VSS\_309  
T38 VSS\_310  
T4 VSS\_311  
T40 VSS\_312  
T6 VSS\_313  
T7 VSS\_314  
T8 VSS\_315  
T9 VSS\_316  
U1 VSS\_317  
U2 VSS\_332  
W20 VSS\_333  
W24 VSS\_334  
W24 VSS\_335  
W26 VSS\_336  
W44 VSS\_337  
W45 VSS\_338  
W5 VSS\_340  
Y10 VSS\_341  
Y11 VSS\_342  
Y12 VSS\_343  
Y13 VSS\_344  
Y16 VSS\_345  
Y19 VSS\_346  
Y21 VSS\_347  
Y21 VSS\_348  
Y23 VSS\_349  
Y25 VSS\_350  
Y27 VSS\_351  
Y3 VSS\_352  
Y35 VSS\_353  
Y39 VSS\_354  
Y9 VSS\_355  
NC\_14  
AD30 NC\_15  
AD30 NC\_16  
AE30 NC\_17

U1I  
EAGLELAKE-A3/[10HB1-030Q45-10R]  
9 OF 9  
SYM\_REV = 1.55

EAGLELAKE\_DDR2

EAGLELAKE\_DDR2

A

B

C

D


5


4


3

2


1











## CHANNEL A




### DDRVTT Decouple




### DDR15V Decoupling



## CHANNEL B



### DDRVTT Decouple







**GIGABYTE TECHNOLOGIES, INC.**

Title			DDR3 TERMINATOR		
Size Custom			Document Number		
			MTQ45NK-LE		
Date:			Rev		
Friday, August 15, 2008			1.0		
Sheet			14 of 40		











Port C	
Strap	DDPC_CTRLDATA
PCI Express	Display Port
PEG_TXP_8	DPC_LANE3
PEG_TXN_8	DPC_LANE3#
PEG_TXP_9	DPC_LANE2
PEG_TXN_9	DPC_LANE2#
PEG_TXP_10	DPC_LANE1
PEG_TXN_10	DPC_LANE1#
PEG_TXP_1	DPC_LANE0
PEG_TXN_1	DPC_LANE0#
PEG_RXP_8	DPC_HPD
PEG_RXN_8	
PEG_RXP_9	DPC_AUX
PEG_RXN_9	DPC_AUX#

Port C	
Strap	DDPC_CTRLDATA
PCI Express	Display Port
PEG_TXP_8	DPC_LANE3
PEG_TXN_8	DPC_LANE3#
PEG_TXP_9	DPC_LANE2
PEG_TXN_9	DPC_LANE2#
PEG_TXP_10	DPC_LANE1
PEG_TXN_10	DPC_LANE1#
PEG_TXP_1	DPC_LANE0
PEG_TXN_1	DPC_LANE0#
PEG_RXP_8	DPC_HPD
PEG_RXN_8	
PEG_RXP_9	DPC_AUX
PEG_RXN_9	DPC_AUX#





### SEL Mode

SEL=1	DP
SEL=0	PCIE






# FOR BTX Lanes REVERSAL



GIGABYTE TECHNOLOGIES, INC.


Title		PCI EXPRESS * 16_A	
Size	Document Number	MTQ45NK-LE	
Date	Friday, August 15, 2008	Sheet	16 of 40






















**RING IN**



<b>GIGABYTE TECHNOLOGIES, INC.</b>				
Title				
<b>COM</b>				
Size	Document Number	<b>MTQ45NK-LE</b>	Rev	
Custom			<b>1.0</b>	
Date:	<b>Friday, August 15, 2008</b>	Sheet	<b>23</b>	of <b>40</b>

TPM




VCC3


R633 8.2K/4/X PACCESS


R635 0/4/X

WINBOND default H




INTEL FRONT PANEL








## 5VDUAL




## 1.5V/21.9A



## DDRVTT



3VDUAL 3A MAX







## NCP5392P Intel VRD11/VRD11.1 (Support auto PSI mode)








# FRONT AUDIO


F\_AUDIO




JP1\*2/BK/OH/O-;[3-5]CLOSE/X



5/30




## AUDIO JACK



GIGABYTE TECHNOLOGIES, INC.

Title		
AUDIO JACK		
Size	Document Number	Rev
Custom	MTQ45NK-LE	1.0
Date:	Friday, August 15, 2008	Sheet 32 of 40

## ATX POWER CONNECTOR





ICH10 GPIO TABLE (EDS Ver:0.7v1)

GPIO	Use Signal Name	Power	USE In/Out	ACTIVE H/L	Mark	INTERNAL/EXTERIOR FULL HIGH / LOW
GPIO_0	ICH_BMBUSYB	VCC3	IN	L	SET Bus master busy from SST	FOR ICH_QST_BMBUSYB
GPIO_1	TACH_SYSFAN	VCC3	IN	---	SYSTEM FAN speed detect	EXT / HIGH
GPIO_2	-PIRQE	VCC3	---	L	PCI1 solt IRQA	EXT / HIGH
GPIO_3	-PIRQF	VCC3	---	L	PCI2 solt IRQA	EXT / HIGH
GPIO_4	-PIRQG	VCC3	---	---	no use	EXT / HIGH
GPIO_5	-PIRQH	VCC3	---	---	no use	EXT / HIGH
GPIO_6	TACH_PWRFAN	VCC3	IN	---	PWR FAN speed detect	EXT / HIGH
GPIO_7	-FP_AUD_DET	VCC3	IN	L	DETECT FRONT AUDIO L=INDET H=NO-INS    DEFAULT=H	EXT / HIGH
GPIO_8	DRAMPWROK	3VDUAL	Out	H	ICH to MCH	EXT / HIGH
GPIO_9	WOL_ONLY	3VDUAL	Out	H	enable LAN of power under S3-S5 if AMT or ASF diable	EXT / HIGH
GPIO_10	-SKTOCC	3VDUAL	IN	L	Detect CPU in socket L=INDET H=NO-INS    DEFAULT=H	EXT / HIGH
GPIO_11	-SMBALRT	3VDUAL	IN	---	no use	EXT / HIGH
GPIO_12	LAN_DISABLE	3VDUAL	Out	H	INTEL 82567LF/LM FUNCTION L=DISABLE H=ENABLE    DEFAULT=H	EXT / HIGH
GPIO_13	-LPCPME	3VDUAL	IN	L	LPC POWER MANAGEMENT EVEN	EXT / HIGH
GPIO_14	ICH_QST_BMBUSYB	3VDUAL	Out	L	SST Bus master busy arrange	EXT / HIGH
GPIO_15	-CK_PCI_STOP	3VDUAL	Out	L	set PCI clock to stop from clock gen fot AMT mode L=STOP PCI CLOCK H=ENABLE PCI CLOCK    DEFAULT=H	INT PULL / DOWN EXT / HIGH
GPIO_16	ICH_GPO16	VCC3	Out	L	for LE BIOS WP	INT PULL / DOWN EXT / HIGH
GPIO_17	TACH_CPUFAN	VCC3	IN	---	CPU FAN speed detect	EXT / HIGH
GPIO_18	N/C	VCC3	OUT	---	no use COME GPO WILLI 1N FREQUENCY	EXT / HIGH
GPIO_19	SATA1GP_PU	VCC3	IN	H	open interlock switch corresponding	EXT / HIGH
GPIO_20	N/C	VCC3	OUT	L	no use FOR STRAP PIN RESERVED STRAP (DON'T PULL-HIGH)	INT PULL / DOWN TP
GPIO_21	SATA0GP_PU	VCC3	IN	H	open interlock switch corresponding	EXT / HIGH
GPIO_22	ICH_SGP22_PU	VCC3	---	---	no use	EXT / HIGH
GPIO_23	N/C	VCC3	---	---	no use	INT PULL / HIGH TP
GPIO_24	AMT_LED	3VDUAL	Out	H	INDICATE LED FOR ATM MODE L=DRAM NO POWER    H=DRAM HAVE POWER	EXT / HIGH
GPIO_25	-CK_CPU_STOP	3VDUAL	OUT	H	set CPU clock to stop from clock gen fot AMT mode L=STOP CPU CLOCK H=ENABLE CPU CLOCK    DEFAULT=H	NO NEED
GPIO_26	N/C	3VDUAL	OUT	---	no use	TP
GPIO_27	ICH_GPO27	3VDUAL	IN	L	BIOS WRITE PROTECT L=ENABLE H=DISABLE    DEFAULT=H	EXT / HIGH
GPIO_28	5VDUAL_SW	3VDUAL	Out	L	CONTROL 5VDUAL OUTPUT UNDER S4/S5    MODE L=DIALBE H=ENABLE    DEFAULT=L	EXT / HIGH
GPIO_29	-USBOC_R3	3VDUAL	IN	L	DETECT USB4,5 POWER OC L=OC OCCUR H=FREE    DEFAULT=H	EXT / HIGH
GPIO_30	-USBOC_F1	3VDUAL	Out	L	DETECT USB6,7POWER OC L=OC OCCUR H=FREE    DEFAULT=H	EXT / HIGH
GPIO_31	-USBOC_F2	3VDUAL	Out	L	DETECT USB6,7POWER OC L=OC OCCUR H=FREE    DEFAULT=H	EXT / HIGH
GPIO_32	ICH_GPO32	VCC3	Out	H	CONTROL GT1REF OFFSET	EXT / HIGH
GPIO_33	ICH_GPIO33	VCC3	IN	---	SECURITY FLASH DESCRIPTOR H=EFFECT L=OVERARIDE    DEFAULT=H	INT PULL / HIGH EXT / HIGH
GPIO_34	ICH_GPO34	VCC3	Out	L	for LE BIOS WP	EXT / HIGH
GPIO_35	ICH_GPO35	VCC3	Out	L	CONTROL GT1REF OFFSET	EXT / HIGH
GPIO_36	SATA2GP_PU	VCC3	IN	H	open interlock switch corresponding	EXT / HIGH
GPIO_37	SATA3GP_PU	VCC3	IN	H	open interlock switch corresponding	EXT / HIGH
GPIO_38	ICH_SGP38_PU	VCC3	IN	---	no use	EXT / HIGH
GPIO_39	ICH_MBIID0	VCC3	IN	---	M/B ID 0	EXT / LOW
GPIO_40	-USBOC_R1	3VDUAL	IN	L	DETECT USB0,1 POWER OC L=OC OCCUR H=FREE    DEFAULT=H	EXT / HIGH
GPIO_41	-USBOC_R2	3VDUAL	IN	L	DETECT USB2,3 POWER OC L=OC OCCUR H=FREE    DEFAULT=H	EXT / HIGH
GPIO_42	-USBOC_R2	3VDUAL	IN	L	DETECT USB2,3 POWER OC L=OC OCCUR H=FREE    DEFAULT=H	EXT / HIGH
GPIO_43	-USBOC_R3	3VDUAL	IN	L	DETECT USB4,5 POWER OC L=OC OCCUR H=FREE    DEFAULT=H	EXT / HIGH
GPIO_44	-USBOC_F2	3VDUAL	IN	L	DETECT USB8,9 POWER OC L=OC OCCUR H=FREE    DEFAULT=H	EXT / HIGH
GPIO_45	-USBOC_F2	3VDUAL	IN	L	DETECT USB9,9 POWER OC L=OC OCCUR H=FREE    DEFAULT=H	EXT / HIGH
GPIO_46	N/C	3VDUAL	---	---	NO USE PUSH HIGH	EXT / HIGH
GPIO_47	N/C	3VDUAL	---	---	NO USE PUSH HIGH	EXT / HIGH
GPIO_48	ICH_MBIID1	VCC3	IN	---	M/B ID 1	EXT / LOW
GPIO_49	GPIO49	VCC3	OUT	H	DMI HALF/FULL AWING STRAP FOR EAGLELAKE = HIGH(EMPTY) HALF	INT PULL / HIGH

GPIO	Use Signal Name	Power	USE In/Out	ACTIVE H/L	Mark	INTERNAL FULL HIGH / LOW
GPIO_50	-REQ1	VCC	---	L	FOR PCI SOLTI REQ SIGNAL	EXT / HIGH
GPIO_51	-GNT1	VCC3	Out	L	FOR PCI SOLTI GNT SIGNAL RESERVED STRAP ,NOT PULL LOW	INT PULL / HIGH
GPIO_52	-REQ2	VCC	---	---	NO USE PUSH HIGH	EXT / HIGH
GPIO_53	-GNT2	VCC3	---	---	NO USE PCIE PORT COFIG 2 STRAP	INT PULL- HIGH
GPIO_54	-REQ3	VCC	---	---	NO USE PUSH HIGH	EXT / HIGH
GPIO_55	-GNT3	VCC3	---	---	NO USE TOP-BLOCK SWAP OVERRIDE STRAP	INT PULL- HIGH
GPIO_56	ICH_GPIO56	3VDUAL	IN	---	NO USE PUSH HIGH	EXT / HIGH
GPIO_57	ITPM_EN_ICH1	3VDUAL	IN	---	INTERNAL ITPM FUNCTION STRAP    H=ENABLE    L=DISABLE    DEFAULT=H	EXT / HIGH EXT / LOW
GPIO_58	-SPI_CS1_C	3VDUAL	IN	---	WITH GNT0 SELETC BIOS TYPE STRAP	INT PULL- HIGH
GPIO_59	-USBOC_R1	3VDUAL	IN	L	DETECT USB0,1 POWER OC L=OC OCCUR H=FREE    DEFAULT=H	EXT / HIGH
GPIO_60	-LINKALERT	3VDUAL	---	---	NO USE PUSH HIGH	EXT / HIGH
GPIO_61	-LPCPD	3VDUAL	OUT	L	LPC DEVICE POWER DOWN L=ENABLE H=DISABLE    DEFAULT=H	EXT / HIGH
GPIO_62	SUSCLK	3VDUAL	---	---	SAME WITH RTC CLOCK	TP
GPIO_63	-SLP_S5	3VDUAL	---	---	no use	TP
GPIO_72	TP0	VCC3	---	---	no use	TP
					NO NEED	

EAGLELAKE PLATFORM STRAP LIST

Use Signal Name		Usage	When Sample	Comment
HDA_SDOUT	TP3			
INT PULL/DOWN	INT PULL/HIGH			
---	L	XOR Chain Entrance	Rising Edge of PWROK	Allows entrance to XOR chain testing
L	H	PCIE port Config 1 bit1 only for consumer	Rising Edge of PWROK	Chipset Config Registers :offset 224h
H	H	Danbury Technology enable only for corporate	Rising Edge of PWROK	H=Danbury enable L= Danbury disable    Default
-SATALED	INT PULL/HIGH	PCIE 1x4 lane reversal only for consumer	Rising Edge of PWROK	If HDA_SDOUT=H HDA_SYNC=H    -SATALED =H disable Default set PCIE=1x4    PS:LAYOUT NOT IMPLEMENT
HDA_SYNC	INT PULL/DOWN	Set PCIE port 1x4 lane only for consumer	Rising Edge of PWROK	collocate with HDA_SDOUT HDA_SDOUT=H HDA_SYNC=H    PCIE = 1x4 HDA_SDOUT=H HDA_SYNC=L    PCIE = 4X1    Default L,H or H,L reserved    PS:LAYOUT NOT IMPLEMENT
-GNT2	INT PULL/HIGH	DMI Clock Gate Enable	Rising Edge of PWROK	PRC.PC2 offset :0224 bit 0:1 BIOS must program field 11b H= Enable default L= Disable
-GNT1	INT PULL/HIGH		Rising Edge of PWROK	H= Disable default L= Enable
-GNT3	INT PULL/HIGH	Top Block Swap Override	Rising Edge of PWROK	ICH10 inverts A16 for all cycles targeting BIOS sapce H= Enable default L= Disable
-GNT0	-SPI_CS1_C	Boot BIOS Destination selection		
INT PULL/HIGH	INT PULL/HIGH			
L	H	SPI ROM    default		
H	L	PCI ROM		
H	H	LPC ROM		
TP20	INT PULL/LOW	Reserved	Rising Edge of PWROK	RESERVED STRAP (DON'T PULL-HIGH)
SPKR	INT PULL/LOW	No Reboot	Rising Edge of PWROK	ICH10 will control the TCO timer system reboot feature. L= Enable    default
ICH_GPIO33	INT PULL/HIGH	Flash Descriptor Security Override	Rising Edge of PWROK	Low , the flash Descriptor security overridden HIGH , the flash Descriptor security effect H= Enable default    L= Disable
GPIO49	INT PULL/HIGH	DMI Termination Voltage	Rising Edge of PWROK	FOR BL=LOW FOR EAGLELAKE = HIGH(EMPTY)    HALF H= Half Swing default    L= Full Swing
SPI_MOSTI_C	INT PULL/LOW	Integrated TPM (for ICH10)	Rising Edge of CLPWROK	H= Enable L= Disable default
ITPM_EN	INT PULL/HIGH	Integrated TPM (for GMCH)	Rising Edge of PWROK	H= Disable default L= Enable
DDPC_CTRLDATA		Enable Digital port C	Rising Edge of PWROK	H= Enable L= Disable
SDVO_CTRL_DATA		Enable Digital port B	Rising Edge of PWROK	H= Enable L= Disable
EXP_SLR		PCI Express Static Lane Reversal	Rising Edge of PWROK	For BTX platform need reversed L= Lane reversed H= Normal Default
-PEG_PRSENT2		Concurrent SDVO and PCI Express	Rising Edge of PWROK	H= Both SDVO and PCI Express L= Only SDVO or PCI Express
CEN		TLS confidentiality	Rising Edge of PWROK	Support AMT need enable H= Disable TLS L= Enable TLS
DUALX8_EN		2x8 PEG port Bifurcation	Rising Edge of PWROK	H= 1x16 PCIe Port L= 2x8 PCIe Ports
-PEG_PRSENCE		Enable Eaglelake PEG	Rising Edge of PWROK	H= Eaglelake PEG out L= PCIE x16 insert



ITE 87210 GPIO TABLE (EDS Ver:0.7v1)

GPIO	Use Signal Name	Power	USE In/Out	ACTIVE H/L	Mark	INTERNAL/EXTERNAL FULL HIGH / LOW
GPIO_10	-PFMRST2	5VSB	DOD8	L	Active by LRESET#	EXT/HIGH-3.3
GPIO_11	-NB_RST	VCC	DOD8	L	Active by LRESET#	EXT/HIGH-3.3
GPIO_12	-PCIE_RST	VCC	DOD8	L	Active by LRESET#	EXT/HIGH-3.3
GPIO_13	PWROK1	VCC	DOD8	H	Active by ATXPWOK	EXT/HIGH-3.3
GPIO_14	-SIO_PECI_RQT	VCC	---	---	Support CPU C4& C3 mode	EXT/HIGH-3.3
GPIO_15	SVD	VCC	DOD8	---	no use	EXT/HIGH-5.0
GPIO_16	FU_DET2	VCC	DIOD8	L	Front USB cable Detect	EXT/HIGH-5.0
GPIO_17	RI2-	VCC	DI	L	COMB use	BU1/HIGH-5.0
GPIO_20	CTS2-	VCC	DO8	L	COMB use	BU1/HIGH-5.0
GPIO_21	DCD2-	VCC	DI	L	COMB use	BU1/HIGH-5.0
GPIO_22	-BEEP	VCC	DIOD8	L	For DRIVER BUZZER	EXT/HIGH-5.0
GPIO_23	COMB_GPI	VCC	DIOD8	L	Front COMB cable Detect	EXT/HIGH-5.0
GPIO_24	RTS2-	VCC	DO8	L	COMB use	BU1/HIGH-5.0
GPIO_25	DSR2-	VCC	DI	L	COMB use	BU1/HIGH-5.0
GPIO_26	TXD2	VCC	DO8	H	COMB use	BU1/HIGH-5.0
GPIO_27	RXD2	VCC	DI	H	COMB use	BU1/HIGH-5.0
GPIO_30	VID0	VCC	DIO8	---	for CPU VID TABLE input	EXT/HIGH-1.X
GPIO_31	VID1	VCC	DIO8	---	for CPU VID TABLE input	EXT/HIGH-1.X
GPIO_32	VID2	VCC	DIO8	---	for CPU VID TABLE input	EXT/HIGH-1.X
GPIO_33	VID3	VCC	DIO8	---	for CPU VID TABLE input	EXT/HIGH-1.X
GPIO_34	VID4	VCC	DIO8	---	for CPU VID TABLE input	EXT/HIGH-1.X
GPIO_35	VID5	VCC	DIO8	---	for CPU VID TABLE input	EXT/HIGH-1.X
GPIO_36	FANPWM3	VCC	DOD8	---	For SYSTEM FAN PWM control	EXT/HIGH-5.0
GPIO_37	FANTACH3	VCC	DI	---	Detect SYSTEM FAN speed	EXT/HIGH-5.0
GPIO_40	3VSB5W-	5VSB	DO8	L	Control POWER LED in s3 status L=Yellow LED on H=Yellow LED off	EXT/HIGH-5.0
GPIO_41	-THERM	5VSB	DIOD8	L	Over Thermal alarm L=Thermal alarm H= normal	EXT/HIGH-5.0
GPIO_42	-PSON	5VSB	DOD8	L	For PUS power ON L=ATX power on H= normal	EXT/HIGH-5.0
GPIO_43	-PWRBTSW	5VSB	DI	L	Power button switch iinput single Low active	EXT/HIGH-5.0
GPIO_44	-PWRBT	5VSB	DOD8	L	Power on output to ICH single Low active	EXT/HIGH-3.3
GPIO_46	-PWRLED_CTRL	5VSB	DIOD8	---	Front LED control L=Yellow Green off H=Green LED on	EXT/HIGH-5.0
GPIO_47	VR_FAN	VCC	DIOD8	L	CPU VFM FOR MOSFET THOT enable L=VFM HOT H=normal	EXT/HIGH-5.0
GPIO_50	FU_DET1	VCC	DIOD8	L	Front USB cable Detect	EXT/HIGH-5.0
GPIO_51	FANPWM2	VCC	DOD8	---	For POWER FAN PWM control	EXT/HIGH-5.0
GPIO_52	FANTACH2	VCC	DI	---	Detect POWER FAN speed	EXT/HIGH-5.0
GPIO_53	no use	5VSB	---	---	no use	EXT/HIGH-5.0
GPIO_54	-LPCPME	5VSB	DOD8	L	Power Management Event	EXT/HIGH-3.3
GPIO_55	-RSMRST	5VSB	DOD8	L	Resume Reset	EXT/HIGH-3.3
GPIO_56	MCLK	5VSB	DIOD24	---	PS/2 Mouse Clock	EXT/HIGH-5.0
GPIO_57	MDAT	5VSB	DIOD24	---	PS/2 Mouse Data	EXT/HIGH-5.0
GPIO_60	KCLK	5VSB	DIOD24	---	PS/2 Keyboard Clock	EXT/HIGH-5.0
GPIO_61	KDAT	5VSB	DIOD24	---	PS/2 Keyboard Data	EXT/HIGH-5.0
GPIO_62	-KBRST	VCC	DO16	L	Keyboard reset	EXT/HIGH-3.3
GPIO_63	VID6	VCC	DIO8	---	for CPU VID TABLE input	EXT/HIGH-1.X
GPIO_64	VID7	VCC	DIO8	---	for CPU VID TABLE input	EXT/HIGH-1.X
GPIO_65	ITE_GPIO17	VCC	DIOD8	---	forLEO connect GPIO	EXT/HIGH-5.0
GPIO_66	ITE_GPIO20	VCC	DIOD8	---	forLEO connect GPIO	EXT/HIGH-5.0
GPIO_67	ITE_GPIO21	VCC	DIOD8	---	forLEO connect GPIO	EXT/HIGH-5.0
GPIO_70	PD0	VCC	DIOD24	---	PARALLEL PORT DATA 0	EXT/HIGH-5.0
GPIO_71	PD1	VCC	DIOD24	---	PARALLEL PORT DATA 1	EXT/HIGH-5.0
GPIO_72	PD2	VCC	DIOD24	---	PARALLEL PORT DATA 2	EXT/HIGH-5.0

GPIO	Use Signal Name	Power	USE In/Out	ACTIVE H/L	Mark	INTERNAL FULL HIGH / LOW
GPIO_73	PD3	VCC	DIOD24	---	PARALLEL PORT DATA 3	EXT/HIGH-5.0
GPIO_74	PD4	VCC	DIOD24	---	PARALLEL PORT DATA 3	EXT/HIGH-5.0
GPIO_75	PD5	VCC	DIOD24	---	PARALLEL PORT DATA 3	EXT/HIGH-5.0
GPIO_76	PD6	VCC	DIOD24	---	PARALLEL PORT DATA 3	EXT/HIGH-5.0
GPIO_77	PD7	VCC	DIOD24	---	PARALLEL PORT DATA 3	EXT/HIGH-5.0
GPIO_80	SLCT	VCC	DI	H	PRINTER SELECT	EXT/HIGH-5.0
GPIO_81	PE	VCC	DI	H	PTINTER PAPER END	EXT/HIGH-5.0
GPIO_82	BUSY	VCC	DI	H	PRINTER BUSY	EXT/HIGH-5.0
GPIO_83	ACK-	VCC	DI	L	PRINTER ACKNOWLEDGE	EXT/HIGH-5.0
GPIO_84	SLIN-	VCC	DIO24	L	PRINTER SELECT INPUT	EXT/HIGH-5.0
GPIO_85	INIT-	VCC	DIO24	L	PRINTER INITIALIZE	EXT/HIGH-5.0
GPIO_86	AFD-	VCC	DIO24	L	PRINTER AUTO LINE FEED	EXT/HIGH-5.0
GPIO_87	STB-	VCC	DI	L	PRINTER STROBE	EXT/HIGH-5.0

8720PLATFORM STRAP LIST

	Symbol	value	Description	Default setting
JP1 Pin 38	Flashseg1_EN	1 0	Disabled Flash I/F Address Segment 1 is enabled	DEFAULT
JP2 Pin 122	VIDO_EN	1 0	Disable VID output pins Enable VID output pins	DEFAULT
JP3 Pin 124	CHIP_SEL		Chip selection in Configuration	
JP4 Pin 126	KBPWR_EN	1 0	K8 power sequence function is enabled K8 power sequence function is disabled	DEFAULT
JP3 & JP5 Pin 124 & 46	FAN_CTL_SEL	11 10 01 00	The default value of EC Index 15h/16h/17h is 00h The default value of EC Index 15h/16h/17h is 40h The default value of EC Index 15h/16h/17h is 20h The default value of EC Index 15h/16h/17h is 7Fh	DEFAULT
JP5 Pin46	WDT_EN	1 0	Disable WDT to rest PWROK Enable WDT to rest PWROK	DEFAULT
JP6 Pin29	SVID_EN	1 0	Disable SVID Function Enable SVID Function	DEFAULT

internal ICH pull-high

internal AUI pull-high


internal AUI pull-high

EXIT resistor pull-down


EXIT resistor pull-down

internal BUI pull-high






G3-tO-S0 Power Sequence



Power Planes in Red    Motherboard generated signals in Purple

VCC\* includes   VCC1\_5   VCC3   VCC1\_1   VTT\_GMCH   V5REF

S3/S4/S5 to S0 Resume Sequence



Power Planes in Red

Motherboard generated signals in Purple

5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1

<b>GIGABYTE TECHNOLOGIES, INC.</b>			
<b>RESET&amp;PWROK&amp;CLOCK DELIVERY</b>			
Size C	Document Number <b>MTQ45NK-LE</b>	Rev <b>1.0</b>	
Date: Friday, August 15, 2008	Sheet 39 of 40		

**Version:1.0**

[illegible][illegible]